首页 | 本学科首页   官方微博 | 高级检索  
     检索      

基于低功耗双边沿T触发器的异步时序电路设计
引用本文:赵敏笑,陈桂兰,陈偕雄.基于低功耗双边沿T触发器的异步时序电路设计[J].科技通报,2007,23(3):430-433.
作者姓名:赵敏笑  陈桂兰  陈偕雄
作者单位:1. 金华职业技术学院,浙江,金华,321017;浙江大学,信息与电子工程系,杭州,310028
2. 金华职业技术学院,浙江,金华,321017
3. 浙江大学,信息与电子工程系,杭州,310028
摘    要:从T触发器的逻辑功能入手,介绍了基于单边沿T触发器和双边沿T触发器的同步时序电路设计方法,并在分析异步触发条件的基础上,分别给出了基于单边沿T触发和双沿T触发器2n进制异步计数器的设计公式。在此基础上,讨论用双边沿T触发器设计异步时序电路的方法,以十二进制计数器的设计为例验证了设计的正确性。

关 键 词:低功耗  双边沿触发器  计数器  异步时序电路  逻辑设计
文章编号:1001-7119(2007)03-0430-04
收稿时间:2006-05-10
修稿时间:2006年5月10日

Design of Asynchronous Sequential Circuit Based on Low Power Double-edge-triggered T Flip-flop
ZHAO Min-xiao,CHEN Gui-lan,CHEN Xie-xiong.Design of Asynchronous Sequential Circuit Based on Low Power Double-edge-triggered T Flip-flop[J].Bulletin of Science and Technology,2007,23(3):430-433.
Authors:ZHAO Min-xiao  CHEN Gui-lan  CHEN Xie-xiong
Institution:1. Jinhua College of Profession and Technology,Jinhua 321017, China; 2. Department of Information and Electronic Engineering,Zhejiang University ,Hangzhou 310028, China
Abstract:Starting from the logic function of the T flip-flop,this paper introduces the logic design method of synchronous sequential circuit consisting of single-edge-riggered T flip-flop and double-edge-triggered T flip-flop.This paper also analyzes asynchronous ripple condition and gives out the expressions of module-2n counters consisting of T flip-flop.Besides,it discusses the logic design of asynchronous sequential circuit based on double-edge-triggered T flip-flop,gives out a practical design example to show the design method for asynchronous module-12 counter.The design example shows that the design method presented here is effective.
Keywords:Low power  Double-edge-triggered flip-flop  Counter  Asynchronous sequential circuit  Logic design
本文献已被 CNKI 维普 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号