| 消除组合逻辑电路中竞争冒险的几种方法 |
| |
| 引用本文： | 李艳.消除组合逻辑电路中竞争冒险的几种方法[J].潍坊高等职业教育,2006(4). |
| |
| 作者姓名： | 李艳 |
| |
| 作者单位： | 潍坊职业学院 山东潍坊261031 |
| |
| 摘 要： | 本文介绍如何利用加选通脉冲、增加冗余项、输出端并联电容,从而消除组合逻辑电路中的竞争冒险的几种方法。
|
| 关 键 词： | 组合逻辑电路 竞争冒险 电容 选通脉冲 冗余项 |
Several Ways of Eliminating the Competitive Risk of the Logical Electronic Integrated Cirouit |
| |
| Authors: | LI Yan |
| |
| Abstract: | This article introduces several ways how to eliminate the competitive risk of the logical electronic integrated circuit sets through elected pulse, increasing redundancy item and combing the output with capacitance. |
| |
| Keywords: | logical electionic integrated cireuit sets competitive risk capacitance elected pulse redundancy item |
| 本文献已被 CNKI 等数据库收录！ |
