排序方式: 共有17条查询结果,搜索用时 15 毫秒
11.
12.
率失真优化技术在视频优化编码中起着重要的作用,广泛地应用于宏块模式决策,优化量化等编码模块中。本文将率失真优化编码与码率控制结合起来进行研究,通过对率失真关系的分析,提出了基于率失真优化的复杂度可分级码率控制算法,并根据缓冲区操作模型的位分配约束条件调整码率控制的位分配过程,从而使得该算法能够在达到码率控制的同时也能取得较高的编码效率,并能保证缓冲区不会发生溢出,然后结合场景变换、图像内容分类等主观质量问题研究,提出一种恒定质量码率控制编码算法。 相似文献
13.
In this paper we present a motion compensation (MC) design for the newest Audio Video coding Standard (AVS) of China. Because of compression-efficient techniques of variable block size (VBS) and sub-pixel interpolation, intensive pixel calculation and huge memory access are required. We propose a parallel serial filtering mixed luma interpolation data flow and a three-stage multiplication free chroma interpolation scheme. Compared to the conventional designs, the integrated architecture supports about 2.7 times filtering throughput. The proposed MC design utilizes Vertical Z processing order for reference data re-use and saves up to 30% memory bandwidth. The whole design requires 44.3k gates when synthesized at 108 MHz clock frequency using 0.18-μm CMOS technology and can support up to 1920×1088@30 fps AVS HDTV video decoding. 相似文献
14.
15.
视频技术从标清到高清,电视从模拟到数字,视频压缩技术成为重要的研究和应用领域。介绍了我国研究制定的AVS+标准,将其关键技术与H.264进行了对比,并介绍了AVS+的应用领域。 相似文献
16.
17.
In this paper, we propose an effective VLS1 architecture of sub-pixel interpolation for motion compensation in the AVS HDTV decoder. To utilize the similar arithmetical operations of 15 luma sub-pixel positions, three types of interpolation filters are proposed. A simplified multiplier is presented due to the limited range of input in the chroma interpolation process. To improve the processing throughput, a parallel and pipelined computing architecture is adopted. The simulation results show that the proposed hardware implementation can satisfy the real-time constraint for the AVS HDTV (1 920× 1 088) 30 fps decoder by operating at 108 MHz with 38.18k logic gates. Meanwhile, it costs only 216 cycles to accomplish one macroblock, which means the B frame sub-pixel interpolation can be realized by using only one set of the proposed architecture under real-time constraints. 相似文献