Formal verification |
| |
Authors: | B Meenakshi |
| |
Institution: | (1) Department of Computer Sciences, University of Texas, Austin, University Station 1 MS C0500, 78712-0233 Austin, Texas, USA |
| |
Abstract: | This is a short tutorial on formal methods which are techniques for specifying and verifying complex software and hardware
systems. A few examples of successful industrial use of these are also presented. |
| |
Keywords: | |
本文献已被 SpringerLink 等数据库收录! |
|