| 基于VHDL的HDB3译码器的设计与实现 |
| |
| 引用本文： | 弓云峰.基于VHDL的HDB3译码器的设计与实现[J].茂名学院学报,2009,19(4):45-47. |
| |
| 作者姓名： | 弓云峰 |
| |
| 作者单位： | 茂名学院,计算机与电子信息学院,广东,茂名,525000 |
| |
| 摘 要： | 通过对HDB3码的特殊性分析，在进行编码时引用计数器来计算两个V之间1的个数，经过4个码元后，开始判断是否插B，同时采用双向码解决了插V难的问题。最后，采用VHDL语言在Max＋plusⅡ中实现了HDB3码的编码。
|
| 关 键 词： | HDB3码 VHDL语言 建模 编码 仿真 |
Design and Implementation of HDB3 Encoder Based on VHDL |
| |
| GONG Yun-feng.Design and Implementation of HDB3 Encoder Based on VHDL[J].Journal of Maoming College,2009,19(4):45-47. |
| |
| Authors: | GONG Yun-feng |
| |
| Institution: | College of Electronic Information and Computer;Maoming University;Maoming 525000;China |
| |
| Abstract: | The design concept for encoder of HDB3 code is that firstly find the crab code "V",and make sure if the wreck code‘V'conforms to 1 or 0 in the 3rd symbol.In the meantime,make sure that there are no complement code‘B',resum 4 sequential‘0'code accordingly,substitute all‘-1'for plusl,and output encode infonmation finally.The encoding of HDB3 code can be achieved in Max+plus Ⅱby VHDL when making simulation. |
| |
| Keywords: | HDB3 code VHDL Language modeling encoder simulation |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
