Depth estimation system suitable for hardware design |
| |
Authors: | Email author" target="_blank">He-jian?LiEmail author Yi-fan?Zuo Gao-bo?Yang Ping?An Jian-wei?Wang Guo-wei?Teng |
| |
Institution: | 1. Key Laboratory of Advanced Display and System Application(Shanghai University), Ministry of Education, Shanghai 200072, P. R. China 2. College of Computer and Communication, Hunan University, Changsha 410082, P. R. China 3. School of Communication and Information Engineering, Shanghai University, Shanghai 200072, P. R. China |
| |
Abstract: | Depth estimation is an active research area with the developing of stereo vision in recent years. It is one of the key technologies
to resolve the large data of stereo vision communication. Now depth estimation still has some problems, such as occlusion,
fuzzy edge, real-time processing, etc. Many algorithms have been proposed base on software, however the performance of the computer configurations limits the software
processing speed. The other resolution is hardware design and the great developments of the digital signal processor (DSP),
and application specific integrated circuit (ASIC) and field programmable gate array (FPGA) provide the opportunity of flexible
applications. In this work, by analyzing the procedures of depth estimation, the proper algorithms which can be used in hardware
design to execute real-time depth estimation are proposed. The different methods of calibration, matching and post-processing
are analyzed based on the hardware design requirements. At last some tests for the algorithm have been analyzed. The results
show that the algorithms proposed for hardware design can provide credited depth map for further view synthesis and are suitable
for hardware design. |
| |
Keywords: | 3-D TV (3DTV) depth estimation hardware design rank transform census transform |
本文献已被 CNKI 维普 万方数据 SpringerLink 等数据库收录! |
|